Electronic component: | Description: | Manuf. | Package | Pins | T°min | T°max | Datasheet |
---|
CD4099BCCW | 8-Bit Addressable Latch | Fairchild-Semiconductor | - | - | - | - | 53 K |
CD4099BCN | 8-Bit Addressable Latch | Fairchild-Semiconductor | MDIP | 16 | - | - | 53 K |
CD4099BCN | 8-Bit Addressable Latch | Fairchild-Semiconductor | MDIP | 16 | - | - | 53 K |
DM74ALS09MX | Quad 2-Input AND Gates with Open Collector Outputs | Fairchild-Semiconductor | SOIC | 14 | - | - | 48 K |
DM74ALS109AM | Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear | Fairchild-Semiconductor | SOIC | 16 | - | - | 55 K |
DM74ALS109AMX | Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear | Fairchild-Semiconductor | SOIC | 16 | - | - | 55 K |
DM74ALS109AN | Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear | Fairchild-Semiconductor | MDIP | 16 | - | - | 55 K |
DM74LS09MX | Quad 2-Input AND Gate with Open-Collector Outputs | Fairchild-Semiconductor | SOIC | 14 | - | - | 47 K |
DM74LS109AM | Dual Positive Edge-Triggered J-K Flip-Flop with Preset Clear and Complementary Outputs | Fairchild-Semiconductor | SOIC | 16 | - | - | 52 K |
DM74LS109AMX | Dual Positive Edge-Triggered J-K Flip-Flop with Preset Clear and Complementary Outputs | Fairchild-Semiconductor | SOIC | 16 | - | - | 52 K |
<< [94] [95] [96] [97] [98] 99 [100] [101] [102] [103] [104] >> |
---|