Electronic component: | Description: | Manuf. | Package | Pins | T°min | T°max | Datasheet |
---|
CP82C54-10 | CMOS programmable interval timer, 10MHz | Harris-Semiconductor | PDIP | 24 | 0°C | 70°C | 233 K |
CP82C54-12 | CMOS programmable interval timer, 12MHz | Harris-Semiconductor | PDIP | 24 | 0°C | 70°C | 233 K |
FLQ4-1/2 | Midget, time-delay fuse. Supplementary overcurrent protection. Ampere rating: 4-1/2 A. Voltage rating: 500 VAC. Interrupting rating: 10,000 A rms symmetrical. | distributor | - | 2 | - | - | 237 K |
IP82C54-12 | CMOS programmable interval timer, 12MHz | Harris-Semiconductor | PDIP | 24 | -40°C | 85°C | 233 K |
QL3004-1PL68C | 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. | distributor | PLCC | 68 | 0°C | 70°C | 339 K |
QL3004-1PL68I | 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. | distributor | PLCC | 68 | -40°C | 85°C | 339 K |
QL3004-1PL68M | 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. | distributor | PLCC | 68 | -55°C | 125°C | 339 K |
QL3004-1PL84C | 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. | distributor | PLCC | 84 | 0°C | 70°C | 339 K |
QL3004-1PL84I | 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density. | distributor | PLCC | 84 | -40°C | 85°C | 339 K |
TQ4-12V | TQ-relay. Low profile 4 form C relay. Standard (B.B.M.) type. Single side stable. Standard PC board terminal. Nominal voltage 12 V DC. | distributor | - | 16 | -40°C | 70°C | 151 K |
<< [156] [157] [158] [159] [160] 161 [162] [163] [164] [165] [166] >> |
---|