| Electronic component: | Description: | Manuf. | Package | Pins | T°min | T°max | Datasheet |
|---|
| 74LCX112CW | Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs | Fairchild-Semiconductor | - | - | - | - | 77 K |
| 74LCX112M | Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs | Fairchild-Semiconductor | SOIC | 16 | - | - | 77 K |
| 74LCX112MTC | Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs | Fairchild-Semiconductor | TSSOP | 16 | - | - | 77 K |
| 74LCX112MTCX | Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs | Fairchild-Semiconductor | TSSOP | 16 | - | - | 77 K |
| 74LCX112MX | Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs | Fairchild-Semiconductor | SOIC | 16 | - | - | 77 K |
| 74LCX112SJ | Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs | Fairchild-Semiconductor | SOIC | 16 | - | - | 77 K |
| 74LCX112SJX | Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs | Fairchild-Semiconductor | SOIC | 16 | - | - | 77 K |
| 74LCX11CW | Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs | Fairchild-Semiconductor | - | - | - | - | 83 K |
| 74LCX125M | Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs | Fairchild-Semiconductor | SOIC | 14 | - | - | 84 K |
| 74LCX125MX | Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs | Fairchild-Semiconductor | SOIC | 14 | - | - | 84 K |
| << [18] [19] [20] [21] [22] 23 [24] [25] [26] [27] [28] >> |
|---|
