Electronic component: | Description: | Manuf. | Package | Pins | T°min | T°max | Datasheet |
---|
74LCX112M | Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs | Fairchild-Semiconductor | SOIC | 16 | - | - | 77 K |
74LCX112MX | Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs | Fairchild-Semiconductor | SOIC | 16 | - | - | 77 K |
74LCX112SJ | Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs | Fairchild-Semiconductor | SOIC | 16 | - | - | 77 K |
74LCX112SJX | Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs | Fairchild-Semiconductor | SOIC | 16 | - | - | 77 K |
74LCX11CW | Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs | Fairchild-Semiconductor | - | - | - | - | 83 K |
74LCX11M | Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs | Fairchild-Semiconductor | SOIC | 14 | - | - | 83 K |
74LCX11MTC | Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs | Fairchild-Semiconductor | TSSOP | 14 | - | - | 83 K |
74LCX11MX | Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs | Fairchild-Semiconductor | SOIC | 14 | - | - | 83 K |
74LCX11SJ | Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs | Fairchild-Semiconductor | SOIC | 14 | - | - | 83 K |
74LCX11SJX | Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs | Fairchild-Semiconductor | SOIC | 14 | - | - | 83 K |
<< [21] [22] [23] [24] [25] 26 [27] [28] [29] [30] [31] >> |
---|